Register-memory architecture

Summary