Register memory architecture

Summary